Abstract—This paper examines the superscalar pipeline Fast Fourier Transform algorithm and architecture. The algorithm presents a memory management scheme to prevent memory contention throughout the pipeline stages. The fundamental algorithm, a switch-based FFT pipeline architecture and an example 64-point FFT pipeline are presented. The proposed superscalar architecture substantially improves the FFT processing. The pipeline consists of \( \log_2 N \) stages, where \( N \) is number of FFT points. Each stage can have \( M \) Processing Elements (PEs). As a result, the architecture speed up is \( M \cdot \log_2 N \). The pipeline algorithm is configurable to any \( M > 1 \).

Index Terms— Discrete Fourier Transforms, Pipeline Processing, Memory Management

I. INTRODUCTION

The Fast Fourier Transform Algorithm, developed by [1], is a standard method for computing the Discrete Fourier Transform (DFT). The FFT algorithm consists of \( \log_2 N \) loops; each loop executes \( N/2 \) complex operations. The operations in loop \( i \) depend on the results from loop \( i-1 \) creating potential data dependencies between algorithm loops. This is referred to as inter-stage dependency. The dependencies can be mitigated by use of temporal parallelism in the pipeline architecture where each algorithm loop is mapped to a pipeline stage. The performance of the machine can be further enhanced by exploiting spatial parallelism: processing operations within each stage in parallel. The challenge is to arrange the data in the pipeline memories. A simple mapping to memories results in multiple data elements residing in the same memory and creating structural hazards and pipeline-stalls. This dependency is referred to as an intra-stage dependency. The solution is to rearrange the data in the memory.

A variety of architectures and hardware implementations have been proposed to enhance speed, reduce power and resolve memory contention. One of the earliest implementations of a pipeline FFT was described in [2]. A variety of pipeline FFTs have been surveyed in [11]. Most pipeline FFT realizations use delay lines for data reordering between the processing elements. Although this gives a simple data flow architecture, it causes high power consumption. A memory address generation scheme was proposed by Cohen in [3], which allows parallel organization of memory so that the date used at any instant reside in different memories. The address generation is based on a counter, shifters and rotators.

In [4], Pease proposed dividing the memory into sub-memories for overlapping the access. He observed that the operand addresses differ only in the \((n-i)\)-th bit for the butterfly operand pair in stage \( i \), where \( n \) is number of address bits. A multi-bank memory address assignment for a radix-\( r \) FFT was developed in [5]. The memory assignment minimizes the memory size and allows conflict-free simultaneous memory access. Reference [6] developed a fast address generation scheme with hardware cost comparable to the address generation scheme in [3]. Ma and Wanhammar proposed an address generation scheme in [7] to reduce the hardware complexity and power consumption. Power is reduced by activating only half of the memory during memory access and by minimizing the number of memory accesses. Reference [10] proposed using cache-memory architecture to reduce communication energy between FFT processor and memory.

This paper proposes a superscalar pipeline architecture to achieve maximum speed for FFT processing. A switch fabric controls and connects single-port memories and processing elements (PEs). A memory management algorithm resolves any memory access contention. Rearranging data in the memories requires tracking them throughout the pipeline to process the right pair of data for FFT computations. The ordering of data elements is used to calculate the twiddle factors and other important indices. The algorithm provides an implicit method to track data. The superscalar pipeline achieves a speed up of \( M \cdot \log_2 N \).

II. ARCHITECTURE

This section discusses the proposed superscalar pipeline architecture for a radix-2 FFT.

A. Superscalar Pipeline Architecture

The pipeline architecture of an \( N \)-point FFT consists of \( \log_2(N) \) stages. Figure 1 shows the block diagram of pipeline stage. Stage \( i \) of the pipeline executes the \( i \)-th loop of the
Radix-2 decimation-in-frequency FFT algorithm. Each stage consists of:

1) A switch fabric that connects PEs and memories.
2) PEs which have three inputs (a, b, w) and two outputs (c, d) and perform the radix-2 FFT butterfly operation:

\[ c = a + b \\
\[ d = (a - b) \ast w \]

(a, b) are inputs, w is the twiddle factor and (c, d) are outputs. There are M PEs per stage, where

- \( N/2 \geq M \geq 2 \)
- \( M = 2^p \), where \( p \) is an integer \( p > 1 \).

3) Memories that store intermediate results. There are \( 4 \ast M \) single-port memories per stage, the size of each memory is equal to \( N/(2 \ast M) \). Memories can be implemented as RAM, caches, register files or flip-flops, based on the size of the memory and cost constraints. One half of the input memories will be active per cycle, while the other half will be active in the following cycle.

4) Memories to store twiddle factors. Since the twiddle factors do not change, twiddle factor memories can be implemented as ROMs. There are \( M \) ROMs per stage, each with size equal to \( N/(2 \ast M) \) words.

Figure 2 shows an overview of pipeline architecture. Each stage is capable of calculating \( M \) radix-2 butterfly results. Using the Instruction Level Parallelism (ILP) classification from [8], the architecture is a superscalar machine with Instruction Parallelism (IP) equal to M. It is also a superpipeline where each cycle has \( N/(2 \ast M) \) minor-cycles. The architecture applies to the decimation-in-time FFT as well, where the specifications of stage \( i \) in the decimation-in-time algorithm is the same as that of stage \( \log_2(N) - i \) in the decimation-in-frequency algorithm. A scalar machine takes \( (N/2) \ast \log_2(N) \) steps to execute an \( N \)-point radix-2 FFT algorithm. The architecture consists of \( \log_2(N) \) stages, where each stage executes \( M \) operations. Therefore, the pipeline speedup can be expressed as: \( M^{\ast \log_2(N)} \). The maximum pipeline speedup is \( (N/2) \ast \log_2(N) \), when \( M = N/2 \). In this case memories are reduced to registers, and the switch fabric connects each any register to any PE. Clearly, while this case provides the most speed up, its hardware is expensive. The practical value of \( M \) is decided by design parameters: speed, area and power.

### B. Pipeline Design Optimizations

Upon close examination of the FFT algorithm, it is clear that not all twiddle factors are used in all stages. Also, the algorithm allows PEs to have identical twiddle factors in some stages, and therefore, not all the ROMs are required. In fact, the number and size of ROMs per stage can be reduced as outlined in Table 1.

<table>
<thead>
<tr>
<th>Stage “i”</th>
<th>Number of ROMs</th>
<th>Size of ROM</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>( \log_2 M \geq i \geq 0 )</td>
<td>( M )</td>
</tr>
<tr>
<td>1</td>
<td>( i &gt; \log_2 M )</td>
<td>( M )</td>
</tr>
<tr>
<td>2</td>
<td>( i \geq \log_2 M )</td>
<td>( M/2 )</td>
</tr>
</tbody>
</table>

If the pipeline is designed for a specific value of \( N \), where \( N \) is static, the pipeline connectivity and twiddle factors are static. As a result, the design implementation can be optimized since the connectivity of each stage is predetermined. Figure 3 illustrates the connectivity of 16-point 2-PE pipeline. Furthermore, in many computations the value of twiddle factor is one. A twiddle factor of one reduces the PE computation to add/subtract operation. Also, several PEs executes specific sets of twiddle factors, which can lead to design simplification.
As indicated earlier, the speed up of the pipeline depends on two factors: the number of PEs/stage (i.e., M) and the number of stages \((\log_2(N))\) since Speedup = \(M\times\log_2(N)\). One might ask this question: “Given fixed target speedup (e.g., S), which factor should be increased to achieve more efficient design: the number-of-stages” or the number-of-PEs/stage?” Consider a pipeline with a speedup of S with two designs: Design A and design B, as shown in Table 2. Design A has one PE per stage, while design B has one stage. Clearly,

- Design B requires less memory than design A since the design A total memory is proportional to S.
- Design A switch fabric is simpler than that of design B. The complexity of the design B switch fabric is quadratically proportional to S.

**TABLE 2: ANALYZING SPEEDUP FACTORS**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Design A</th>
<th>Design B</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Stages</td>
<td>S</td>
<td>1</td>
</tr>
<tr>
<td>Number of PEs per Stage</td>
<td>1</td>
<td>S</td>
</tr>
<tr>
<td>Memory Size</td>
<td>N/2</td>
<td>N(2*S)</td>
</tr>
<tr>
<td>Number of Memories</td>
<td>4*(S+1)</td>
<td>2*S</td>
</tr>
<tr>
<td>Total Memory</td>
<td>2<em>N</em>(S+1)</td>
<td>N</td>
</tr>
<tr>
<td>Switch Complexity</td>
<td>2</td>
<td>S*S</td>
</tr>
</tbody>
</table>

The main disadvantage of the increasing the number of stages is the increase in total memory. On the other hand, increasing the number of PEs per stage increases the complexity of the switch fabric. Hence, the tradeoffs between the two factors depend on the constraints on the total memory and the maximum complexity of the switch. Only specific design goals and technology processes can determine the optimum solution.

**C. Pipeline Hazards**

The main source of hazards in the pipeline is memory contention. Memory contention occurs when one or more PEs requests two or more accesses to a given memory at the same time. Memory contention results in stalling the pipeline and reduces the system speed. In the decimation-in-frequency FFT, memory contention does not occur in the early stages, it occurs from stage \(\log_2(M)+1\) to the last stage. In the decimation-in-time FFT, the contention affects stage 0 to stage \(\log_2(N)-\log_2(M)-1\).

Figure 3 shows an example of memory contention for \(N=16\) and \(M=2\). It is clear that stage 0 and stage 1 have no contention. However, contention occurs in stage 2 and stage 3.

Observe the following:

- In stage 2 the inputs for the top PE are \(x_2(0)\) and \(x_2(2)\), both of which reside in MEM0.
- In stage 3 the inputs for the top PE are \(x_3(0)\) and \(x_3(1)\), both of which reside in MEM0.

One solution for memory contention is to use a multi-port memory. However, multi-port memories are expensive and can slow down the system performance. In addition, the later stages of the pipeline have higher degree of contention which requires more ports in the memory. Eventually, it becomes impractical to implement the required multi-port memory. Moreover, the number of memory ports varies in the memory hierarchy. Register files usually have more ports than caches and SRAMs. Requiring a certain number of memory ports restricts where the intermediate results can be saved in the memory system. Another solution to resolve memory contention is to employ a memory management mechanism to mitigate the hazard, as discussed in the next section.

**III. HAZARD FREE PIPELINE ALGORITHM**

The main idea of the algorithm is resolve memory contention in the early stages of the pipeline. First, the condition that causes contention is described and then the hazard free algorithm is described.

**A. Detecting Pipeline Hazard**

From Figure 3, in stage 0, \(x(0)\) and \(x(8)\) go to PE\(_0\). Similarly, \(x(1)\) and \(x(9)\) go to PE\(_1\), ..., etc. Define stage distance as the index delta in each stage. The stage distance for a 16-point pipeline FFT is shown in Table 3.

**TABLE 3: STAGE DISTANCE FOR 16-POINT PIPELINE FFT**

<table>
<thead>
<tr>
<th>Stage</th>
<th>Decimation-In-Frequency</th>
<th>Decimation-in-Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>8</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>8</td>
</tr>
</tbody>
</table>

In general, for an N-point pipeline FFT, the stage distance for stage \(i\) is equal to \(N/2^{i+1}\). Memory contention occurs when the stage distance falls in a single memory space. From Section II, the memory size is equal to \(N/(2*M)\). Hence, memory contention occurs in stage \(i\) if the following condition is satisfied:

\[
N / 2^{i+1} \leq N / (2^M) \leq i \geq \log_2(M)
\]

A stage that satisfies condition (2) will be referred to as a hazard stage; the rest of the stages are safe stages. For instance, in Figure 3, stage 2 and stage 3 are hazard stages. Define memory pair \((i, j)\) as memory location \(x(i)\) and \(x(j)\) for stage \(t\). In stage 2, the following memory pairs are hazard pairs: \((0, 2), (1, 3), (4, 6), (5, 7)\). Other pairs will be referred to as safe pairs, for instance \((3, 5)\). The stage distance can be represented in binary form:

\[\text{Stage-3 distance} = 001\]

Define pair \((i, j)\) as a hazard pair if and only if:

1) \(t\) is a hazard stage
2) The bit wise Exclusive-OR of addresses \(i\) and \(j\) is equal to the stage \(t\) distance.

For example, the address pair \((5, 7)\) is a hazard pair since:
Stage-2 distance = 2_{i0}

5_{i0} \oplus 7_{i0} = 101_2 \oplus 111_2 = 010_2 = \text{Stage-2 distance}

On the other hand, address pair (3, 5) is a safe pair because:

3_{i0} \oplus 5_{i0} = 011_2 \oplus 101_2 = 110_2 \neq \text{Stage-2 distance}

B. Memory Management Operations

Let \( x_{i}(t) \) and \( x_{j}(t) \) be the \( i \)-th and \( j \)-th elements in stage \( t \) and \( i<j \). Define the memory management operations as follows (see Figure 4):

- **Normal Operation**: Input \( x_{i}(t) \) and \( x_{j}(t) \) are provided to the first and second inputs of the PE: \( a, b \). The results \( c \) and \( d \) are saved in \( x_{i}(t+1) \) and \( x_{j}(t+1) \).

- **Swap Operation**: The swap operation affects the order of PE inputs. In swap operation, \( x_{i}(t) \) is provided to \( b \) (instead of \( a \)) and \( x_{j}(t) \) is provided to \( a \) (instead of \( b \)). The reason for the swap operation is because the PE is an asymmetric unit and the memory management algorithm changes the normal order of data in the memory. If the algorithm detects a case when inputs are incorrect, the swap operation is performed. A PE operation can have both swap and shuffle memory operations at the same time.

- **Shuffle Operation**: The shuffle operation affects how PE results are saved back in memory. In shuffle operation, the results \( c \) and \( d \) are saved in \( x_{i}(t+1) \) and \( x_{j}(t+1) \).

C. Pipeline Algorithm

The main idea of the pipeline algorithm is to identify hazard pairs in early stages and perform memory management operations to resolve the hazard. Because data is rearranged in memory, the algorithm has to track where data is. One idea to track the movement of data is to use a separate memory to store the data indexes (i.e., pointers), as shown in Figure 5. This approach provides a great flexibility in moving data in the memory. It also simplifies the reordering logic of the final stage hardware. The downside of this approach is it increases memory size. Also, it increases loading the operands in the PE by one cycle to retrieve pointers from memory.

Another (less flexible) solution is to move data in memory in a methodic way to simplify data tracking in the pipeline. This approach resolves hazards for next stage only. The algorithm can be summarized as follows. For each PE operation:

- If data has been reversed in memory, the PE input is swapped.
- If present data pair will create hazard in the next pipeline stage, the PE results are shuffled.

As a result of reordering data in the pipeline, results from the last stage in the pipeline should be reordered. Below is a detailed pseudo code of the algorithm for swap/shuffle operations.

```plaintext
// Preparation Step
Number_of_Stages = log NUMBER_OF_FFT_POINTS
Cycles_Per_Stage = N / (2 \times NUMBER_OF_PE)
Memory_Size = N / (2 \times NUMBER_OF_PE)
Safe_Stage = log NUMBER_OF_PE

// Start main nester loops
for Current_Stage=0 to (Number_of_Stages -1)
  for Current_Stage_Cycle=0 to (Cycles_Per_Stage -1)
    for Current_Cycle_Operation=0 to (NUMBER_OF_PE -1)

// Calculate Operation Indices
Horizontal_op_index = Cycles_Per_Stage * Current_Cycle_Operation
+ Current_Stage_Cycle
Vertical_op_index = NUMBER_OF_PE * Current_Stage_Cycle
+ Current_Cycle_Operation
Current_Stage_Rev = Number_of_Stages - Current_Stage -1
Current_Group = floor (Horizontal_op_index / 2^Current_Stage_Rev)
Current_Operation = Horizontal_op_index mod 2^Current_Stage_Rev

// Calculate Memory Address
M0_addr = Current_Stage_Cycle
If Current_Stage <= Safe_Stage
  M1_addr = M0_addr
Else
  k = Safe_Stage +1
  L = Current_Stage
  M1_addr = Reverse M0_addr0 bits between K to L bits
End

// Calculate Memory Select
If Current_Stage <= Safe_Stage
  Group_Offset = Current_Group \times N / Current_Stage
  Group_Count = Horizontal_op_index mod Group_Size
  Memory_Count = floor (Group_Count / Memory_Size)
  Offset = Memory_Count \times Memory_Size
  M0_Select = Offset + Group_Offset
```

![Figure 4: Pipeline Memory Management Operations](image)

![Figure 5: Tracking Shuffled Data](image)
for pipeline stages. For example, the output of stage 2 has the
prevent hazards in stage 3. Table 10 lists the memory contents
are safe stages, the first shuffle operation starts in Stage 2 to
Underlined pairs indicate shuffle operation. Since Stages 0-2

Shuffle_Bit = log \( \text{NUMBER_OF_FFT_POINTS} \)

// Perform shuffle operation
Shuffle_Flag = Horizontal_op_index \( [\text{Shuffle_Bit}] \)
If Current Stage => Safe Stage

shuffle_flag = 1
// Shuffle Results
Memory\( [\text{Current Stage}, \text{M0_Select}] \) = Result1
Memory\( [\text{Current Stage}, \text{M1_Select}] \) = Result0
Else
// No Shuffling
Memory\( [\text{Current Stage}, \text{M0_Select}] \) = Result1
Memory\( [\text{Current Stage}, \text{M1_Select}] \) = Result0
End

end // Current Stage Operation
end // Current Stage Cycle loop
end // Current Stage loop

IV. 64-POINT PIPELINE FFT DESIGN

This section explains a 64-point pipeline FFT design using
four PEs per stage. Therefore, although there are 16 memories
per stage, only eight memories will be active memory at any
time. The memory size is eight words. There are four ROMs
per stage, each with size of eight words. The pipeline speed up
equals 6*4=24. The following tables detail the operation of
the pipeline PEs and illustrate the memory contents.

Table 4 gives the PE operand pairs for Stage 0. The rows
give the operand pairs for PE0, PE1, PE2 and PE3. The
columns give the pairs for each micro-cycle in Stage 0 cycles.
There are eight micro-cycles per stage. For example, at micro-
cycle 0:
- PE0 input operands will be MEM[0] and MEM[32]
- PE1 input operands will be MEM[8] and MEM[40]
- PE2 input operands will be MEM[16] and MEM[48]
- PE3 input operands will be MEM[24] and MEM[56]

Tables 5-9 give the PE operand pairs for Stages 1-5.
Underlined pairs indicate shuffle operation. Since Stages 0-2
are safe stages, the first shuffle operation starts in Stage 2 to
prevent hazards in stage 3. Table 10 lists the memory contents
for pipeline stages. For example, the output of stage 2 has the
V. COMPARISON WITH OTHER FFT PIPELINES

Table 11 summarizes features of FFT pipeline architectures discussed in reference [11] and the switch based architecture (shown in the last row of the table.) The other pipeline architectures require delay elements in the pipeline implementation. Delays are implemented by registers (which dissipate high dynamic power) or by RAMs with additional address generation hardware (which increases design complexity). The switch-based pipeline uses SRAM caches, which consume less power than registers and is easier to implement. Moreover, the throughputs of the other pipelines are limited to one (single-path) or a few (multi-path), while the switch based implementation has a throughput of M. Unfortunately, the switch based pipeline requires larger memories and more hardware in the data path.

VI. CONCLUSION AND FUTURE WORK

In this paper we have proposed switch-based architecture for FFT engine implementation. We have also presented an algorithm to predict and resolve memory contentions. As a result the pipeline speedup is M*\log_2 N, where N is number of points and M is number of processing elements. An implementation of a 64-point FFT machine using the proposed architecture was presented. The proposed architecture was compared to other FFT pipelines. Future research should focus on reducing power consumption of the FFT pipeline and extending the work done in [7], [9] and [10].

REFERENCES


TABLE 10: PIPELINE MEMORY CONTENTS

<table>
<thead>
<tr>
<th>MEM Stages</th>
<th>Input</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>3</td>
<td>3</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>2</td>
<td>2</td>
<td>6</td>
<td>6</td>
<td>6</td>
<td>6</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>4</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>5</td>
<td>13</td>
<td>13</td>
<td>13</td>
<td>15</td>
<td>15</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>6</td>
<td>14</td>
<td>14</td>
<td>10</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
<td>7</td>
<td>15</td>
<td>15</td>
<td>11</td>
<td>9</td>
<td>9</td>
</tr>
</tbody>
</table>

TABLE 11: FFT PIPELINE ARCHITECTURES

<table>
<thead>
<tr>
<th>FFT Pipeline</th>
<th>Multiplier #</th>
<th>Adder #</th>
<th>Memory Size</th>
<th>Speed up</th>
</tr>
</thead>
<tbody>
<tr>
<td>Radix-2 Multi-path Delay Commutator</td>
<td>2(\log_2 N-1)</td>
<td>4 \log_2 N</td>
<td>3/2 - 2 \log_2 N</td>
<td>log_2 N</td>
</tr>
<tr>
<td>Radix-2 Single-path Delay Feedback</td>
<td>2(\log_2 N-1)</td>
<td>4 \log_2 N</td>
<td>N - 1 \log_2 N</td>
<td>log_2 N</td>
</tr>
<tr>
<td>Radix-4 Single-path Delay Feedback</td>
<td>\log_2 N-1</td>
<td>8 \log_2 N</td>
<td>N - 1 \log_2 N</td>
<td>log_2 N</td>
</tr>
<tr>
<td>Radix-4 Multi-path Delay Commutator</td>
<td>3(\log_2 N-1)</td>
<td>8 \log_2 N</td>
<td>2/2 - 4 \log_2 N</td>
<td>log_2 N</td>
</tr>
<tr>
<td>Radix-4 Single-path Delay Commutator</td>
<td>\log_2 N-1</td>
<td>3 \log_2 N</td>
<td>2/2 - 4 \log_2 N</td>
<td>log_2 N</td>
</tr>
<tr>
<td>Radix-2 Single-path Delay feedback</td>
<td>\log_2 N-1</td>
<td>4 \log_2 N</td>
<td>N - 1 \log_2 N</td>
<td>log_2 N</td>
</tr>
</tbody>
</table>

Switch-Based Pipeline

M\log_2 (N-1) M^* \log_2 N

M^* \log_2 N