CHAPTER THIRTY THREE

ctronics

Semíconductor Random-Access Memoríes

33

Introduction

In Random-Access Memories (RAM) the data can both be read (*independent of the order in which it was originally written*) and written after fabrication.

- **1.Static RAM** (SRAM) (*in this chapter*): The data can be stored as long as <u>power</u> of semiconductor circuit remains <u>uninterrupted</u>. (faster \rightarrow CPU cashes, less dense \rightarrow not for PC memory
- 2. Dynamic RAM (DRAM): The data can be stored for several milliseconds by incorporating of active refreshing circuitry.



Static RAM Cell with Transmission Gates

Cross-coupled inverter latch

© Dr. Anas

33



Each bit in an SRAM is stored on four transistors cross-

□ The *access* transistors N_{T1} and N_{T2} serve to control the access to a storage cell during read and write operations

4

Static RAM Cell with Transmission Gates

Cross-coupled inverter latch

© Dr. Anas

33



□ For Q low \rightarrow M3 on \rightarrow Q is high \rightarrow M2 on & M1 off

to the

binary

Storage of Single-Bit Data



- \Box For Q and \overline{Q} are logic complements
- Q represents the state of the memory cell

Storage of a logic 1

□ When the **WORDLINE** is grounded, the transmission NMOS devices are cut-off

□ If the state Q is at logic **1**, then node at the output of the inverter I₂ is at logic **0**, this state represents **Q=1**.

() SRAM is in Standby operation



① SRAM is in Standby operation

Writing to a Single-Bit



Writing of a logic 1

□ When the **WORDLINE** is <u>high</u>, and the BITLINE is held high whereas **BITLINE** is held low, a logic **1** is written into the SRAM bit cell; i.e. the voltage levels of **BITLINE** and **BITLINE** are transmitted <u>th</u>rough the transmission MOSFETs to **Q** and **Q** nodes.

□ Regardless of the logic level stored in the SRAM bit before the **WORDLINE** is high, the <u>inverters</u> switch to the values of **BITLINE** and **BITLINE**.

② SRAM is in writing operation

Writing to a Single-Bit



Writing of a logic 0

□ When the **WORDLINE** is <u>high</u>, and the BITLINE is held low whereas **BITLINE** is held high, a logic **0** is written into the SRAM bit cell; i.e. the voltage levels of **BITLINE** and **BITLINE** are transmitted <u>th</u>rough the transmission MOSFETs to **Q** and **Q** nodes.

□ Regardless of the logic level stored in the SRAM bit before the **WORDLINE** is high, the <u>inverters</u> switch to the values of **BITLINE** and **BITLINE**.

② SRAM is in writing operation



Reading from a Single-Bit



③ SRAM is in reading operation